pub const THREE_LANE_PROJECTED_ARCHITECTURAL_REGISTER_BITS: usize = _; // 154_578usizeExpand description
Total projected architectural register bits in the full farm.
This is the arithmetic sum of the pipeline, pointer, and registered-memory output fields authored in RHDL. It must not be reported as FPGA utilization.